In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Previously Presented) A method of performing a dot 2 product operation with rounding and shifting in a microprocessor in 3 response to a single rounding dot product instruction, the method 4 comprising the steps of:
- 5 fetching a first pair of elements and a second pair of 6 elements;
- forming a first product of the first pair of elements and a second product of the second pair of elements;
- combining the first product with the second product to form a combined product and rounding the combined product to form an intermediate result via an arithmetic circuit having a first input receiving said first product, a second input receiving said second product and a carry input to a mid-position receiving said rounding value to form the intermediate result; and
- right shifting the intermediate result a selected amount to form a final result.

Claims 2 and 3. (Canceled)

- 1 4. (Previously Presented) The method of Claim 1, wherein the 2 rounding value is 2^n and the selected shift amount is n+1.
- 1 5. (Original) The method of Claim 4, wherein n has a fixed 2 value of fifteen.

Claims 6 to 8. (Canceled)

- 9. (Previously Presented) The method of Claim 1, wherein the steps of forming the first product and forming the second product treats a one of the first pair of elements as a signed number value and treats another one of the first pair of elements as an unsigned number value.
- 1 10. (Original) The method of Claim 1, wherein the step of combining comprises subtracting the product of second pair of elements from the product of first pair of elements.
- 1 11. (Original) The method of Claim 1, wherein the step of 2 combining comprises adding the product of second pair of elements 3 to the product of first pair of elements.

12. (Canceled)

- 1 13. (Previously Presented) A digital system having a 2 microprocessor operable to execute a rounding dot product 3 instruction, wherein the microprocessor comprises:
- 4 storage circuitry for holding pairs of elements;
- a multiply circuit connected to receive a first number of pairs of elements from the storage circuitry in a first execution phase of the microprocessor responsive to the dot product instruction, the multiply circuit comprising a plurality of multipliers equal to the first number of pairs of elements;
- an arithmetic circuit having a plurality of inputs each connected to receive a corresponding one of the plurality of products from the plurality of multipliers and a mid-position carry input for mid-position rounding responsive to the rounding dot product instruction; and

a shifter connected to receive an output of the arithmetic circuit, the shifter operable to shift a selected amount in response to the rounding dot product instructions.

Claims 14 and 15. (Canceled)

- 1 16. (Previously Presented) The method of Claim 1, wherein:
- 2 the step of shifting further includes sign extending the
- 3 intermediate result.
- 1 17. (Previously Presented) The digital system of Claim 13,
- 2 wherein:
- 3 the shifter right shifts the output of the arithmetic circuit
- 4 by the selected amount and sign extends the output of the
- 5 arithmetic circuit.

18 to 24. (Canceled)